

# ASICS POUR LES DÉTECTEURS DE TRACES

eric.delagnes@cea.fr



Ecole IN2P3 de Microélectronique 24-27 juin 2013



# ASICS pour les détecteurs de trace

# Introduction

- ASiCs pour les trajectographes Silicium
- ASICs pour les trajectographes gazeux
- Bibliography



## Des détecteurs de trace, pour quoi faire ?

- Détection uniquement des traces de particules chargées => sinon détection indirecte,
- Construction d'évènements,
- Mesure de la courbure de traces dans un champs magnétique: spectromètre => mesure de l'impulsion et du signe de la charge,
- Identifier et déterminer la position des désintégrations de particules issues des interactions dans un collisionneur (vertexs secondaires),
- Impulsion + dE/dx => Identification de particules,
- En Ph. Nucléaire : connaitre la cinématique des particules du faisceau avant leur interaction avec la cible







## Types de détecteurs de Trace

Plaque photographique, émulsion

#### Gaz:

- Compteur Geiger, chambre à fils,
- MSGC, GEM, Micromegas,
- TPC, TRT
- Liquide :
  - Chambre à bulles

## Solide :

- Scintillateur
- Silicium :
  - STRIPSPIXELSMAPSDEPFET

# ●CCD

# Principe Général:

- Ionisation du milieu,
- Détection du passage d'une particule chargée en mesurant la charge totale (e-+ions) produite par l'ionisation du milieu.
- La détection doit perturber le moins possible le trajet de la particule(<> calorimètre) : diffusion multiple, X0,





Туре	Response Time	Rate
<ul> <li>EMULSION</li> </ul>	Static	static
BUBBLE CHAMBER	S	Hz
<ul> <li>WIRE CHAMBER</li> </ul>	μs	10kHz
• TPC	μs	10kHz
<ul> <li>Si MAPS</li> </ul>	>100 ns	
• MPGD	20-100 ns	MHz
<ul> <li>Si DETECTOR</li> </ul>	10 ns	10 MHz
• SCINTILLATOR + PM	ns	> MHz
<ul> <li>MCPPMT</li> </ul>	100 ps	MHz

#### Generality

#### Mean Linear enrgy deposition : Bethe-Bloch formula

 $\frac{dE}{dx} = -2\pi N Z \frac{z^2 e^4}{m\beta^2} \left( \ln \frac{2m\gamma^2 \beta^2 E_{cut}}{I^2} - \frac{\beta^2}{2} \left( 1 + \frac{E_{cut}}{\Delta E_{max}} \right) - \frac{\delta}{2} \right)$ 



For detector thins/ particle range: Large statistics fluctuations of energy loss in ionisation

#### $\Rightarrow$ Landau distribution:



Asymetic: very difficult to measure mean value ⇒ Most probable value

Thinner = more spread

#### How to detect a track

- Serie of events within a time window
- Higher rate or high background/noise => Smaller time window.



- Sliding window in the case of TPC or Silicon Drift
- May have several levels of acceptance time window
- For colider, it is convenient (but not nessary) to define the window as the bunch crossing period
- Track Topology => remove noise: track is an object, not a collection of points

At first sight: tracking is a pure discrimination problem

Vth

 High Threshold to avoid false noise hit.
 For a Noise with Gaussian amplitude distribution, the noise frequency depends on filtering (f0), noise and threshold (Rice equation):



Low Threshold to have a good efficiency :





Threshold spread and noise on threshold must be taken into account « noisy channels) to set the threshold **A noisy channel can « kill » the acquisition** 



Figure 9 : Frequency of Noise hits versus threshold value (16 channels of a typical chip). The input capacitance is 32pF.



• Hit can also be missed because the electronics is doing something else:



- Other strategies possible if waveform known
- Symetric shaping better for occupancy
- Tracking IS timing

Shaping time = tradeoff between noise and occupancy The best way to decrease occupancy is to segment the detector => pixel Centroïd calculation (seeW. Dulinski 's lesson @ Frejus for exemple)

• If « binary » readout, position resolution is limited by quantification:

$$\boldsymbol{\sigma} = \frac{PllCh}{\sqrt{12}}$$

- In Gas or semiconductor detectors, Position resolution can be dramatically improved by centroïd calculation:
  - ⇒ Requires cluster size >2 => increase occupancy
  - $\Rightarrow$  charge shared => less S/N, risk of non efficiency

 $\Rightarrow$  For large spread, position information is given by the tails of the charge deposition profile => dynamic range

Good S/N required

- ⇒ Analogue or pseudo-analogue readout => more complex readout
- Relation Charge/Time Over Threshold can be used to estimate the Charge for a small effort.



#### **Possible architectures**



ALICE TPC



- ☺ Low data volume
- $\ensuremath{\textcircled{}^\circ}$  Can participate to a trigger
- © Simple, low power
- Becision taken early
- Sensitivity to noise (common mode noise)
- ☺ Low data volume
- © Simple, low power
- Observe the second s
- Sensitivity to noise (common mode noise), less than previous
- © Decision taken at the end
- Oigital treatment possible
- Earge volume of data
   Complexity
- Complexity
- © Decision taken at the end
- © Digital treatment possible
- ☺ Power consumption
- 🐵 Area
- $\ensuremath{\mathfrak{S}}$  Complexity

#### Front end amplifier design

- Scaling and optimization
  - Detector capacitance
  - Technology generation
  - Power and speed

### Signal processing

- Continuous time filter, "RC" network
  - Asynchronous
  - Issue: low noise passive reset

#### Time variant filter, "switched capacitors"

- Synchronous timing
- Issue: signal processing of random events with a simple readout scheme



- Solid-State Ionization chamber
- •p-n junction reverse biased forms the detection zone
- Ionization along the track of the highenergy particle (e-h+) in the depletion region
- For 300µm Si detector the most probable signal for a Minimum Ionizing article is around 3.5fC (non-irradiated detector)
- Drift of the charge in the electric field
- Current induced by this drift collected by the FE electronics
- Spatial resolution provided by the segmentation of the detector





ohmic side

Duration dominated by hole drift
 Short duration < 15ns</li>



- Asymmetric Landau distribution
- No charge < 10000 e-</p>
  - => very good efficiency
- Long Tail
- Mean charge difficult to measure
- Most probable value easy
- Here: convoluted with the gaussian distribution of the noise



#### Les détecteurs Silicium: avant les ASICs

#### 1960 Détecteurs Si

SEMICONDUCTOR DETECTOR SYSTEMS (dE/dx AND E) FOR THE DETECTION AND MASS IDENTIFICATION OF PROTONS, DEUTERONS, TRITONS, He<sup>3</sup> AND ALPHA PARTICLES IN THE 10 TO 30-MeV ENERGY REGION

H. E. WEGNER LOS ALAMOS SCIENTIFIC LABORATORY, UNIVERSITY OF CALIFORNIA, LOS ALAMOS, NEW MEXICO

UNITED STATES OF AMERICA

DSITION

SIGNAL

TO CHARGE SENSITIVE





Nuclear Instruments and Methods in Physics Research A243 (1986) 153-158

1984

SERVICE D'INFORMATION SCIENTIFIQUE 153

#### 1985

#### FIRST RESULTS FROM A SILICON-STRIP DETECTOR WITH VLSI READOUT

Giuseppina ANZIVINO, Roland HORISBERGER, Leonardus HUBBELING and Bernard HYAMS

Sherwood PARKER and Alan BREAKSTONE University of Hawaii, Honolulu, Hawaii, USA

Alan M. LITKE University of California at Santa Cruz, Santa Cruz, California, USA

James T. WALKER Stanford University, Stanford, California, USA

Nils BINGEFORS University of Uppsala, Sweden

Received 6 August 1985



# MICROPLEX 1983: Le premier chip pour détecteurs Si à Strips 17

- ✓ 5µm NMOS technology
  ✓ 128 channels, 6.4×4.4 mm
  ✓ Simple amplifier, no cascod, with T&H
  ✓ No shaping
  ✓ Mux Output
  ✓ Power 1.6W
- ✓ENC noise > 2000 e- rms











✓ Power pulsing

2

power

down

EVENT

sample

TI

DC

sample

3

µ sec

CMOS technology has been chosen for the realization of the readout concept. The disadvantage of somewhat higher space use is offset by the many advantages possible:

- Single stage high gain amplifiers (gain above 1000) can be built. This alleviates the problems with unwanted oscillations.

- Circuits can be realized which can be turned on and off very fast ( $\sim 200$  ns). This property can be used to reduce the average power consumption by turning down the electronics when it is not needed (e.g. outside beam spill).

- Making use of symmetries, circuits can be designed which are fairly insensitive to variations in technology parameters (e.g. threshold voltage) and hopefully also to

#### [Hof 84]

#### **AMPLEX 1986**

#### [BEU90],



Continuous Reset: Long MOS Folded Cascode configuration Shaping = CSA pole + Rf<sub>s</sub>Cf<sub>s</sub> Cdif + 1/gm<sub>Sh</sub> Tunable via bias currents







	ALEPH	DELPHI	L3 OPAL		
Layers	2	3	2	2	
Radii [cm]	6.3, 11.0	6.6, 9.2, 10.6	6.4, 7.9	6.1, 7.4	
Modules/layer	9, 15	24, 20, 24	12	12, 15	
Sensors/module	6	4, 8	4	5	
Module length [cm]	40	28, 48	28	30	
Max $ \cos \theta $	0.88, 0.95	0.91, 0.93	0.83, 0.93	0.89, 0.93	
Channels	95,000	150,000	73,000	65,000	
Front-end chip	MX7-RH	MX6, TRIPLEX	SVX-H3	MX7, MX7-RH	
Sensor-type	double-sided	double + single	double-sided	single-sided	
Readout pitch $[\mu m]$					
$\phi$	50	50	50	50	
z	100	44 - 176	150, 200	100	
Cooling	Water + Air	Water	Water	Water + Nitrogen	
Sensitive area $[m^2]$	0.96	1.37 + 0.41(VFT)	0.52	0.53	

✓ All the LEP experiments used a Si tracker
✓ Low multiplicity => Strip
✓ Slow Shaping

#### **DELPHI** Microvertex

Inner layers MX6 (RAL) [ARD 92], 128 ch, Evolution of MX3 chip MIETEC  $3\mu$ m CMOS. 7.1 mm × 6 mm ENC=325 e-rms + 23 e/pF @ 1.8 $\mu$ s





put vg2 vg1 preamplifier folded cascode Chold Correlated double sampling Outer layers: Triplex (LAL) [ARD94], AMS 1.2µm 128 ch, 55 mW Protection resistors removed Shaping time 0.5µs ENC ~ 320 e-rms + 20 e/pF Or for delphi trigger





Or output with noisy channel disconnect

#### **ALEPH Microvertex**

#### [BEC 89],





#### CAMEX (MPI) •64 channels, 6.35 ×7.8 mm

- ·ENC=330 e- rms+ 30 e-/pF @ 1µs
- •Gain=70mV/fC
- ·<2mW/ch adjustable</pre>
- •Offset compensation, Ileak
- >15krad radtol

#### Multiple correlated sampling

- •4 samples before signal
- •4 samples after signal
- •Weighting function close to ideal



### From LEP to LHC (~ 2000s)

- Generalisation of hybrid pixels for the inner Detectors (not studied in this lecture) already introduced at the end of LEP (Delphi)
- New constraints for strip detectors

		LEP	LHC (1)
Power/ch	annel	2 mW	1 mW
Timing ca BX Id/ sh	apability for aping	20µs ~1.5µs	25 ns 25 ns
Typical S	trip Length	6 cm	10 cm
Trigger ra	ate		100 kHz
Events / I Crossing	Bunch	1	10-100
Radiation	LVI	10s krads	>10 Mrads
Compact	ness	A lot of cables	Very high
Slow control, Rad-Hard			
readout,services inside the chips		Designs Detector damage	



#### SVX chips for Tevatron's experiments [Kri04]

- Last member of the **SVX** family •
- 128 Channels, **2mW**/channel. SlowControl for many param

CDS + 7 MHz

- **On L1 request**, digitization of all channels.
- Use for both CDF and D0, run II
- 10-50pF strip detectors



TSMC 0.25 µm, close-shape transistors (20 Mrad) : 6.3mm x 9 mm



#### SVX chips special features and performance

- Because of zero supression common mode noise is an issue => « RealTime Pedestal Supression »
- To cope with damaged strips: « Black Hole Elimination », Disable selected preamps but bias the input the proper voltage.
- 2 modes of operation:
  - CDF : simultaneous acquistion & digitization + RO
  - D0: deadtime during digitization & readout



#### <u>RTPS</u>

- => Fast comparators
- Start the counter when n (typic 40) channels are converted.
- = estimation of the common pedestal

Slow comparators: give delay to measure properly the pedestals





Detector

Detector

#### Analog CMS tracker APV25 radtol

- Charge sensitive amplifier
- Analog memory 2us deep
- Signal deconvolution
- Analog multiplexing 128 channel
- Serial analog optical transmission

#### Binary ATLAS ABCD3T DMILL

- Local hit decision
- •Preamplifier shaper discriminator
- •Digital memory 2.5us latency
- Data formatting
- serial digital transmission

# •Analog-digital ALICE PASCAL radtol

- •Charge amplifier, shaper
- Analog memory 4us
- •Readout of the full memory
- •On chip digitization 10bit 5 MSa/s
- Serial digital transmission

#### ATLAS silicon tracker: ABCD3

- » FRONTEND PREAMPLIFIER WITH BIPOLAR INPUT
   » 128 binary channels, 3.3uS 1 bit storage @ 40MHz
   » DMILL~ 30 000 bipolar's , ~ 200 000 MOS's
   » LVL1 DERANDOMIZER (8 EVENTS)
   » Data comparison compared and complementation
- » Data compression, errors and overflow handling
- » Serial 40Mbits input & output coding











Solving the power consumption puzzle : ATLAS ABCD [ANG 97]

• Transimpedance input stage (see lesson of J. Kaplon 2011).

Part of the shaping (avoid one stage)

 BiCMOS technology (DMILL) : gm = IC/Ut, fast risetime good matching, Low serie noise (compared to 0.8µm technologies existing at this time





2fC Thresold voltage before trimming and

after trimming

850 830 810 790 delay[ns]

#### ATLAS ABCD : Use of Bipolar



ENC for Cd= 20pF, tp =25ns, Rbase =50 Ohm

Lower noise for low power consumption for Bipolar transitors Issue of NPN radiation hardness (gamma & neutrons)

Was true for 0.8µm CMOS node, less obvious for DSM CMOS

=> ABCN (HL-LHC) => pure CMOS 0.13µm or less

# VFAT2 for TOTEM [ASP 08]

#### © P. Aspell & W. Snoeys

- Pure CMOS 0.25 µm
- Use of standard RAM for Latency buffer





# Fast sector-or output for trigger

1500 e	
F)	
ith	
f	
e	

# From VFAT2 to ABCN



- ABCN 0.13  $\mu$ m see 2011 lesson of J. Kaplon
  - \* gm of NMOS input device (weak inversion) is only 25% lower than NPN,
  - \* no Rb !
  - \* Gamma of NMOS is good =1.3

- Simultaneous Write and read clocks run for level 1 event selection without dead time

> - Write and read clocks run sequentially for retrieving all data from analog memory

- sampling and storing analog signal controlled by LHC master clock (40 Mhz)

- Analog data retrieved by level 1 trigger

> - Columns belonging to a trigger time slot reserved for readout

- Several columns can be simultaneously reserved for buffering several



-----tax, the ship shift is in the set of -Write Read pointer pointer Delay level 1 trigger T1

© P. Jarron

Analog

-Write and read clocks control write and read pointers

- Delay between write and read pointers adjusted to trigger 1 latency

-Analog memory maps data in time and space dimensions

Analog

#### CMS strip readout ASIC : APV25







No on-chip zero supress 1 value/ch/trigger 128 channels: 2mW/ch
0.25μm IBM technology (>50 Mrads)
50 nsec. CR-RC shaper/amplifier
192 cell 40-MHz analog pipeline for:

4μsec L1 latency + buffering)
up to 32 event buffering

Peak/deconvolution operating mode
Embedded common mode subtraction system
Differential current buffer, 20 or 40MHz readout
I<sup>2</sup>C slow control interface
On-chip CAL circuit: amplitude and delay programmable
Rad-Hard: >>10 Mrads

An other way to save power : Deconvolution [BIN93]





Deconvol = w0.50+w1.s1+w2.s2

	$\int w_1$	0	0	0
$ W  -  H ^{-1} -$	<i>w</i> <sub>2</sub>	$W_1$	0	0
	<i>w</i> <sub>3</sub>	$W_2$	$W_1$	0
	L .	•	•	





S/B In real environment (thick sensors)

- A lot of parameters can be varied (ie peak time) Usable with other detectors (Compass GEM tracker (TUM)):
- Now popular in the gazeous detectors community with modified readout.
- Exemple: [ABB07] for MWPCs of COMPASS Rich
  - 300 ns peak time
  - Common mode noise suppression
  - 40 MHz operation
  - Timing using thres150ns-spaced samples
  - Pile-up rejection using the samples





- Shorter strips for Less Occupancy
- Binary solution for easier interfaces
- Limit the trigger rate to 100kHz => Tracker now participates to the L1 trigger:
  - Higgs golden channel :  $H \rightarrow ZZ \rightarrow 4\mu$
  - No interest for low momentum tracks
  - Trigger on high momentum tracks
  - Deduce particle momentum from track curvature In the Tracker

#### $\Rightarrow$ Concept of PT module

 $\Rightarrow$  Need immediate tagging of interesting tracks.





#### CBC2 prototype for CMS Si tracker upgrade © M. Raymond



- IBM 0.13
- 254 channels.
- ASD + buffer
- FlipChip
- On-chip DC-DC & LDO 2.5V->1.2V for core

38

- Include Pt functionalities
- Fast Output for trigger
- Differential SLVS signals







<50ns width for Q<2fC

s- curves: signals in range 1 - 8 fC:1 fC steps





timewalk

spec.

16 ns.

# **CBC- PT logic**

# stub finding logic

#### cluster width discrimination (CWD) logic

exclude clusters with hits in >3 neighbouring channels wide clusters not consistent with high pT track

#### offset correction & correlation logic

for a cluster in bottom layer, look for correlating cluster occurring in window in top layer

window width controls pT cut stub found if cluster in bottom layer corresponds to cluster within window in top layer window width programmable up to +/- 8 channels

# offset defines lateral displacement of window across chip programmable up to +/- 3 channels





### **Altenative solution: PRACTIC**

- IBM 0.13µm •
- Based on switched-preamp. ۲
- Dead-Time reduced to 25ns ۲
- 300 µW/ch ۲
- Promising results on first prototype: ۲
  - ENC = 580 e- + 120 e-/pF (15 MHz CK)
- 32-channel FE chip under tests (see poster). ۲





© M. Mathez- MICRHAU



MiCRHAU is also involved in data concentration ٠

## Principle of the Silicon Drift Detector (SDD)

Evolution of Silicon Sensor Technology in Particle Physics, F. Hartmann, Springer Volume 231, 2009



P+ Cathods on both side of the wafer : Depletion of the Silicon |HV| decreases toward the anods → Drift field => collection Last cathods below the anods potential



Potential inside the SDD « Tobogan » effect

- 2D readout with single measurement
- Low capacitance (anode only) for a large detector surface.
- Position reconstruction :
  - Centroid calculation
  - •Position X : anods
  - •Position Y : drift time (T dependency)
  - •dE/dx : Integral of the signal

Requires waveform sampling of all the drift ~6µs

## PASCAL for ALICE SDD tracker [RIV00]

#### © A. Rivetti 43



-64 ch (IBM 0.25)

-Preamplifier shaper 40ns peaking time

- -Analog memory 256 cells deep x 64 channels -40MSPS writing speed
- -32 × 10bit SAR ADC 4Msamples/s ADC

- -Everything read/ each trigger: 380-1000 µs
- -AMBRA companion chip (data reduction)
- -Internal LDO for reference
- -9mW/ch (4mW for core only)
- -ENC with detector = 250 e-rms (Low CD)

#### **Pascal for ALICE SDD: performance**









## Si vs Gas (MPGD)

	Si	Gas
Cost	$\overline{\mathbf{i}}$	$\bigcirc$
Material budget	$\odot \otimes$	©;TP <b>C</b> ©©
Ionisation	$\bigcirc$	$\overline{\mathbf{i}}$
Cdet		$\odot$
S/N	$\bigcirc$	☺(Gain)
Spatial Res	🙂 (µms)	⊖ (50µm)
E resol	$\odot$	
Rate	$\bigcirc$	③ (MPGD)
Timing	🙂 (ns)	
Infrasctucture	© ⊜cooling	⊗ (gas)
Rad. Hard.	$\overline{\mathbf{i}}$	$\bigcirc$
Cost	$\overline{\mathbf{i}}$	$\odot$

Gas is well adpated to large volume detectors with moderate requirement for spatial resolution





#### Wire Chambers: principle

- tens of e-/ion pairs created by ionisation in gas (4 order of magnitude less than in Si !
- E field proportional to 1/r
  - High field near the wire.
  - Mulitplication by 10<sup>4</sup> 10<sup>5</sup>
  - Limited by sparks
- Ion drift to the cathod
  - hyperbolicSignal induced in both electrod

$$i(t) = \frac{q}{2t_0 \ln \frac{b}{a}} \frac{1}{1 + t/t_0} = I_0 \frac{1}{1 + t/t_0}$$

- Long ion tail (up to µs), usually cut by shaping
  - => Ballistic deficit, often <50% of the charge is used

. . . . .

- Large density of charge (ion) in the gaz
  - => space charge limit at high rate

#### Tail and ion density problems no more existing in MPGD

Very small capacitance for wires

#### $\Rightarrow$ Large detector with high S/N

Charge statistics = ionization (Poisson) convoluted Avalanche statistics (POLYA or Fury exp distribution): E resolution Not as good as with Si.

Here it is the simplest wire chamber Proportional counter.

A lot of more complex and samart designs, but based on the same principle:

- MWPC (Charpak)
- Wire or cathod plane (strips or pads) readout
   \* Drift Chambers







#### FILAS: 1974

✓ For MWPCs
✓ A revolution !
✓ Still in use in late 80s
✓ Only PMOS technology (EFCIS)
✓ 8 Channels
✓ Ampli + discri
✓ Cascade of 6 stages of x 3 amplifiers,
✓ No cascode
✓ 0.2 W/ch
✓ Noise = 20 000 e-





$$i(t) = \frac{q}{2t_0 \ln \frac{b}{a}} \frac{1}{1 + t/t_0} = I_0 \frac{1}{1 + t/t_0}$$

 $\checkmark$  Current is

✓ If use of CRx-RCn shapers => long overshoot or tail

 $\checkmark$  Sometimes ok.

✓ If high rate => pile-up => rate dependent baseline shifts.

 $\checkmark$  Ion tail cancellation is required.

✓ Idea: approximate the signal by a sum of exponentials (the more is the better),

$$i(t) \simeq I_0 \sum_{n=1}^N A_n e^{-\alpha_n t/t_0} = I_0 \sum_{n=1}^N A_n e^{-t/\tau_n} \qquad \tau_n < \tau_{n+1}$$

✓3 is usually enough,✓After Laplace transform

$$\sum_{n=1}^{3} \frac{A_n}{s+1/\tau_n} = \frac{as^2 + bs + c}{(s+1/\tau_1)(s+1/\tau_2)(s+1/\tau_3)}$$

$$I(s) \simeq I_0 \frac{a}{(s+1/\tau_1)} \underbrace{(s+1/\tau_a)(s+1/\tau_b)}_{(s+1/\tau_2)(s+1/\tau_3)}$$





This two terms can be cancelled by simple pole-zero filters

Pole & zero can be determined by calculation anddepends on the geometry, the gas, etc....



#### GASS(i)PLEX [SAN 94]

 $\checkmark$ 1.5 $\mu$ m (0.7 $\mu$ M) MIETEC. 16 ch of CSA-SHAPER-T&H

✓ External TH signal need to be adjusted to catch the peak of the signal  $\checkmark$  400ns < Tpeak < 600ns (1.2µm) = maximum latency for TH to be generated  $\checkmark$  MULTIPLEXED ANALOG output, AMPLEX like

MOLTIPLEXED ANALOG OUTPUT, AN

√10 mW/ Ch.

✓ Several versions are existing, very popular.

✓ MANAS= indian version equip 1M Channels of ALICE DiMuon spectrometer



# GAS(i)PLEX: several innovations



FILTER OF DECONVOLUTION



High value of CSA Rf (RFCf=  $20\mu$ s) made with a resistor + attenuating current conveyor

Ion tail cancellation using PZ technique



Semi-Gaussian Filter using multiple-loop feedback

#### Transition Radiation Tracker: un détecteur 2 en 1

- Trajectographe constitué de pailles (straws)
- Identification de particules grâce au phénomène de radiation de transition dans le radiateur:
  - Electrons => X > 5 keV,
  - 25% de chance de détection/paille,
  - 35 pailles « marquées » par trajectoire
- Chambre à dérive longueur (0.37 à 1.44m)
- •Fil 31 µm, diamètre paille 4 mm
- V=1530 Volts
- Pression = 1 atm (+10mbar)
- 70% Xe, 27% CO2, 3% O2
- Gain : 2.5104
- Position = Temps de dérive
- Temps de dérive max :48 ns
- Résolution spatiale σ~130µm



#### **TRT Electronics Overview**





•ASDBLR Die DMILL 0.8μm •3.6 x 3.6mm





- DTMROC
- IBM 0.25µm
- Size 7.7 x9.3 mm

#### ASDBLR chip [DRES 01]

• ASD chips family (ASD8,...)

#### DMILL BiCMOS technology



Range of typical Signals	210 - 20010
Input Impedance	250 – 280 Ω
Shaper Peaking time	7.5ns ±1ns
Width of Shaped Signal at base	20ns
Maximum Overshoot Area	20%
Low Threshold Range	Noise floor – 10fC
Maximum Trigger Rate	20 MHz
Leading edge time resolution	1ns RMS
Min. Detectable Signal, Low Threshold	2fC (12,500e) in 7.5ns
Low Level Threshold Uniformity	All channels singles rates << 1MHz
	Ch to Ch deviation < .4fC
Minimum Output Width	5ns
Maximum Discriminator Dead time	5ns
Maximum recovery from 1pC signal	500ns
Peaking time for High Threshold Signal	10ns ± 1.5ns
High Threshold Range	10fC – 120fC
Typical singles trigger rate (Noise)	10 – 50kHz
High Level Threshold Uniformity	< 4fC
Channel to Channel Crosstalk	< 0.5 %
Radiation Hardness (10 year total dose)	1.5Mrad and 1x 10 <sup>14</sup> n/cm <sup>2</sup>

< 40mW/ch

( < 320mW per chip)</p>

Power

MIP particle

### ASDBLR



BaseLine Holder *decrases for large* Time cte depend on amplitude *signals* 





Channels	16
Timing measurements	3 ns binning
Pipeline length	3.2μs (128 LHC bunch Xings)
Bunch-crossing number and event number stored with the data	
Readout of 3 consecutive time-slices on receipt of L1A	
Read-out dead-time	Below 1% at 75kHz L1A rate
Serial data read-out	40Mbit/s
ASDBLR threshold setting	6 bit
Programmable test pulse	1 bit, 2 phases
Power consumption	10mW/channel

#### **Gaseous detectors**





Muliplication readout at anode:

- MWPC (Delphi, ALICE, ALEPH)
- Micromegas (T2K, ILC, ACTAR)
- GEM (ALICE upgrade, ILC)

XY are given by the pad location Z is given by the time of arrival of drifted edE/dx = charge collected

- Very low material budget
- Real 3D trackings
- Complete Tracks and not only points
- Read the complete waveform for each pad, extract time:
  - Analogue memory readout (STAR, T2K)
  - ADC readout (ALICE, STAR ...)

# ALTRO for the ALICE TPC [BOE03] [MUS 03]: early digitization

#### • PASA (AMS 0.35):

- 16 CH CSA+ SHAPER
- AMS 0.35 μm
- ALTRO (ST 0.25) 64mm<sup>2</sup>
  - 16 ADC 10-bit **20**MHz
  - Digital filtering
  - Memories & RO
- TOTAL POWER =40 mW/ch



**Philosophy:** In (large) detectors, the signals are perturbated by common mode noise, fix pattern parasitics...that makes their discrimination difficult (or zero supress).

59

Instead of removing them in the analogue world (grounding...), let us filter them digitally...



### SALTRO chip [ASP 03]

#### © M. De Gaspari

60

- ALTRO in a single chip
  - Demonstrator for ILC
  - 16 channels
  - CSA+ SHAPER
  - 40 MHz 10 bit pipeline ADC (1.5bit stages)
  - Digital filters
  - Readout (40b //bus)
  - 47 mW, 4.4 mm<sup>2</sup>/ch

			IIIN
Constant and an available of the second	Milling opposite of the other	1 100 100 100 100 100 100 100 100 100 1	
DESCRIPTION DESCRIPTION			
	() section states (		
SIGAS AND EXCLUSION IN A			
	and the second sec		12 I
		a second and a second	
	A CONTRACTOR OF A CONTRACTOR O		
	in here and and in the second s		
ELE DE DE DEL DEL DESERTE DE LA CALENCE DE LA CALENCIA DE LA CALEN			
	1. 10. 2 Party Characteriates 1		
	ter an the second rate and second		
CARTERIA DE REPORTERIA I A A A A	1011 Tangangangangan		
EINER BERRIN BEISENBER	THE REPORT OF THE REPORT OF		
	i de la complete de l		
	THE REPORT OF THE PARTY OF		
	1997 Charge and the second		S .:
BRITER BURGER		period of the second	
	i i fan men de rair i		
			- E
	a de la company a la		-
	A REAL CONCUMENTS OF LODIES		

#### IBM 0.13: 5730µm x 8560µm

1.5nF/ch bypass capacitors Use of BFMOAT for A/D separation



Baseline Correction 1	Removes the systematic offsets that are introduced due to clock noise pickup and switching of the gating grid of the detector. A baseline memory is used for storage of baseline constants which are used for look-up table correction of the base line.
Digital Shaper	Compensates the distortion of the signal shape due to very long ion tails.
Baseline Correction 2	Reduces non-systematic baseline movements based on a moving average filter.
Zero Suppression	Removes samples that fall below a programmable threshold.



#### **DSP in SALTRO16**

#### BC1 example test: using the Pedestal Memory to subtract a systematic pattern.



#### BC1 example test: using the IIR filter to remove slow drifts of the baseline.



## **DSP in SALTRO**

#### DS example test: removing the undershoot of the analog pulse.







#### Future of SALTRO-like architecture

- Still too big for high density detectors,
- Too large Power consumption => ADC,
- Large improvements during the last few years (SAR),
- Gain by a factor of 10 seems possible,
- But Power consumption for references or digital corrections are often forgoten in papers,
- 2 chips currently under design:
  - GDSP (CMS Muon + ILC)
    - IBM 0.13, 128 ch
  - SAMPA (ALICE TPC + DIMuon) TSMC01.3, 32 ch





# VMM chips for ATLAS muon chambers

- New electronics for HL-LHC Muon chambers (>1000 m<sup>2</sup>)
- ITGC and resistive Micromegas
- Now same detectors for the trigger and and the tracking.
  - $\Rightarrow$ 25ns Real time position of the hits:
  - ⇒Fast shaping required
  - $\Rightarrow$ Fine measurements :
    - $\Rightarrow$ Timing used for track angle measurement (mini TPC mode).
    - $\Rightarrow$ « risetime measurement »
    - $\Rightarrow$ High dynamic range (gas)
    - $\Rightarrow$ Good resolution required => centroïd for position.
- Totally Asynchronous architecture:
  - Discri + Peak detectors
- Treatment on hit channels + neighbours
- On chip digitization.
- Ultra versatile: 10pF-200pF, 25ns-200ns, all polarities
- 64 channels; IBM 0.13
- 4mW/Ch
- VMM1 tested succesfully, VMM2 is comming soon



Expected size =9x9 mm

VMM2 (VMM1 in yellow) architecture [DE GER 13] © G. De Geronimo 65



- TGC: 64 outputs, PtT, 6-bit ADC 25ns serial with dedicated clock
- ART: flag and address serialized with dedicated clock
- 10-bit ADCs 200ns for amplitude and timing, digital memories
- Gray-code counters for BC-ID (12-bit) and L1A-ID (8-bit)
- 2-bit DATA output with dedicated sync and 80 MHz clock

## VMM timing

- Timing achieved by:
  - peak detection together with amplitude
  - enabled by discri
  - ramp TAC
- Less sensitive to common mode noise an time walk
- Pulse risetime used as delay, allowing measurement of neighbors under threshold







### VMM chips

# Real Time Address of first event transmission (160 MHz clock)





Neighbour channel processing:First event detected by channel Xing Enables peak detectors of the channel + Neighbours + readout



# Gain independant of Cd on a very large range



- [ABB07] Abbon P., Konorov I. et al, A highly integrated low-cost readout system for the COMPASS RICH-1 detector, NSS 2007 Proc,1762
- [ANG 97] Anghinolfi, F., Dabrowski, W. (1997) et al.: "SCTA a rad-hard BiCMOS analogue readout ASIC for the ATLAS semiconductor tracker" IEEE Trans. Nucl. Sci. 44 (1997) 298-302
- [ARD92] Ardelean, Hrisoho, Seller et al :Noise evaluation and improvement of the LAL-RAL microplex readout chip for DELPHI μ-vertex detector, Nucl. Instr. and Meth. A315 (1992) 393-396
- [ARD 94] J.Ardelean et al., TRIPLEX: An Amplification and Trigger Chip for a Si-strip Microvertex Detector, internal note of LAL, Orsay.
- [ASP 08] Aspell P., Snoeys W; et al., VFAT2 : A front-end "system on chip" providing fast trigger information and digitized data storage for the charge sensitive readout of multi-channel silicon and gas particle detectors, IEEE NSS records (2008), p 1489 1494
- [ASP13] ASPELL P., De Gaspari M. et al: Super-Altro 16: A Front-End System on Chip for DSP Based Readout of Gaseous Detectors, IEEE Trans. Nucl. Sci. 60,2 (2013) 1289-1295
- [BEC 89] H. Becker et a. : Readout of double-sided silicon strip detectors with high density detectors with high density integrated electronics , IEEE Trans. Nucl. Sci. NS-36 (1989) 246.
- [BEN 96] B. Benvensee, F.M. Newcomer, R. Van Berg, and H.H.Williams, An amplifiershaperdiscriminator with baseline restoration for the ATLAS transition radiation tracker, IEEE Trans. Nucl. Sci. 43, 1725–1731 (1996)
- [BEU 90] Beuville, E., Borer, K. (1990) et al.: "AMPLEX, a low-noise low-power analog CMOS signal processor for multi-element silicon particle detectors" Nucl.Instr. and Meth. A288 (1990) 157-167

- [BEU 90] Beuville, E., Borer, K. (1990) et al.: "AMPLEX, a low-noise low-power analog CMOS signal processor for multi-element silicon particle detectors" Nucl.Instr. and Meth. A288 (1990) 157-167
- [BIN 93] Bingefors N. et al, A novel technique for fast pulse-shaping using a slow amplifier at LHC, Nucl. Instr. and Meth. A326 (1993) 112-119
- [BOI 82] R.A. Boie, A.T. Hrisoho, P. Rehak, Signal shaping and tail cancellation for gas proportional detectors at high counting rates, Nucl. Instr. Meth. Phys. Res. A 192, 365–374 (1982)
- [BOS 03] R.E. Bosch, A.J. de Parga, B. Mota and L. Musa, The ALTRO Chip: a 16-channel A/D converter and digtal processor for gas detectors, IEEE Trans. Nucl. Sci. 50, 2460–2469 (2003)
- [DEGER 13] De Geronimo et al: VMM1—An ASIC for Micropattern Detectors accepted for publication in IEEE Trans. Nucl. Sci
- [DRES 01] N. Dressnandt, N. Lam, F.M. Newcomer, R. Van Berg, and H.H.Williams "Implementation of the ASDBLR Straw Tube Readout ASIC in DMILL Technology", IEEE Trans. Nucl. Sci., vol. 48, no.4 p1239, Aug.2001
- [HOF 66] The Checker Board Counter: A Semiconductor dE/dx Detector with Position Indication Hofker, W.K.; Oosthoek, D.P.; Hoeberechts, A.M.E.; van Dantzig, R.; Mulder, K.; Oberski, J.E.J.; Koerts, L.A.Ch.; Dieperink, J.H.; Kok, E.; Rumphorst, R.F. Nuclear Science, IEEE Transactions on Volume: 13, Issue: 3 Digital Object Identifier: 10.1109/TNS.1966.4324100 Publication Year: 1966, Page(s): 208 - 213
- [HOF 84] Hoffman R., Lutz G., Development of readout electronics for monolithic interation with diode strip detectors, NIM A, Volume 226, Issue 1, 15 September 1984, Pages 196-

- [KAP 05] Kaplon J. et al : Fast CMOS Binary Front End for Silicon Strip Detectors at LHC Experiments , IEEE Trans. Nucl. Sci. 52 (2005) 2713-2720
- [KRI04] KRIEGER et al.: SVX4: A NEW DEEP-SUBMICRON READOUT IC FOR THE TEVATRON COLLIDER AT FERMILAB, IEEE Trans. Nucl. Sci. ,VOL. 51-5, (2004), 1968
- [MER12] <u>http://meroli.web.cern.ch/meroli/lecture\_stragglingfunction.html</u>
- [MUS 03] L. Musa et al., The ALICE TPC front end electronics, IEEE Nucl. Sci. Symp. Conf. Rec. 5, 3647–3651 (2003)
- [OCO 99] P. O'Connor et al., Readout electronics for a high-rate CSC detector, Proceedings of the FifthWorkshop on Electronics for LHC Experiments, CERN, Geneva, Switzerland, 452–456 (1999)
- [RAD 88]] V. Radeka, "Low Noise Techniques in Detectors, Annual Reviews of Nuclear and Particle Science", Vol. 38, 1988.
- [RIV00] A.Rivetti et al, "A mixed-signal ASIC for the silicon drift detectors of the ALICE experiment in a 0.25 µm CMOS" CERN-2000-010, CERN-LHCC-2000-041, pp.42-146
- [SAN 94] J.C. Santiard et al, GASPLEX, A low noise analog signal processor for readout of gaseous detectors, CERN-ECP/94-17.
- [WALK 84] James T. Walker et al., Development of high density readout for silicon strip detectors Original Research Article Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment, Volume 226, Issue 1, 15 September 1984, Pages 200-203